open_project errdiff
set_top errdiff
add_files errdiff.cpp
add_files -tb "errdiff_tb.cpp check.data input.data"
open_solution solution1
set_part xc7z010clg400-1
create_clock -period 10 -name default
csim_design
csynth_design
cosim_design
exit
